


Systematic Approaches for Efficient and Scalable Deep Learning

Yuke Wang@Rice CS

The Trend of DL Algorithm and Hardware


❖ Recap of DL algorithms and hardware performance scaling.




Huge Potential with GPUs! But it still has a **Large Gap!**

Deep Learning Drives Computing Innovations


❖ Overview of my prior Ph.D. Research.



My Prior PhD Research Recap



My Prior Research Recap



Precision

Sparsity

Scalability

Diverse Precision Demands for DL Applications

❖ **Low-precision** quantized deep-learning applications.

| Quantized Deep Learning | Precision Requirements |
|-------------------------|--|
| QNNs [JMLR'18] | 1-bit Weight, 2-bit Activation for Vision Model, 3-bit Weight, 4-bit Activation for Language Model. |
| SGQuant [ICTAI'20] | Graph Attention Model: 2-bit Neighbor Attention , 4-bit Neighbor Aggregation . |
| LLM.int8() [NeurIPS'22] | 8-bit Quantization for Transformers. |
| ... | ... |




Low-precision deep-learning applications **can** leverage low-precision GPU Tensor cores, but suffer from **low efficiency**.

Bit Composition for Quantized Deep Learning [SC'21]


❖ Insight: **Quantized deep learning** can be **composed** with the **binary (1-bit) precision**.

Example of **2-bit** and **3-bit** Precision in Quantized DNN Computing.




A Typical Paradigm of Graph Deep Learning


Operation view




Model view



Challenge of Mapping Sparse Computing to Dense Units



Sparse Adjacent Matrix of Graph



| Dataset | # Nodes | # Edges | Memory | Eff.Comp |
|---------|-----------|-----------|-------------|----------|
| OVCR-8H | 1,890,931 | 3,946,402 | 14302.48 GB | 0.36% |
| Yeast | 1,714,644 | 3,636,546 | 11760.02 GB | 0.32% |
| DD | 334,925 | 1,686,092 | 448.70 GB | 0.03% |


>> A100/H100
(80GB)

Largely **Wasted** Computation
and Memory Access



Direct mapping suffers from **extra high memory consumption** and **extremely low computing efficiency**.

TC-GNN: Order-Invariant Transformation [ATC'23]

- Irregularly-scattered elements can be **condensed** to benefit high-performance dense GPU units.



Original Sparse Adjacent Matrix of Graph





Condensed Adjacent Matrix for Tensor Core

- ✓ Less memory access.
- ✓ Improved Computation Intensity & Efficiency.

1.50x ~ 6.70x over DGL operators (cuSPARSE).
Incorporated by SparseTIR in **TVM** Project.





R1: Patch-based Stable Diffusion Serving

- Architecture of Stable Diffusion Model.




Note that Conv are omitted in Unit for simplicity.

R1: Patch-based Stable Diffusion Serving




R1: Patch-based Stable Diffusion Serving


Unify the processing of different resolutions



Control granularity for mixed workload composition





Unlock more fine-grained pipelining (FCFS)




R2: Efficient DLRM with CXL Disaggregated Memory

- Typical **architecture** and **configuration** of DLRMs.




R2: Joint Optimization with Disaggregated Memory

- **Hierarchical** memory layout with **fine-grained access control** enlarges design space.




$$M = \sum_{i=1}^H M_i$$

H: #Hierarchy



R2: Joint Optimization with Disaggregated Memory

❖ Workload-aware Embedding Table Placement.



❖ ILP formulation for joint memory and table optimization.

Memory Unit Placement

$$\sum_{j=1}^H m_{ij} = 1, m_{ij} \in \{0, 1\}$$

Embedding Table Assignment

$$\sum_{j=0}^H t_{ij} = 1, t_{ij} \in \{0, 1\}$$

H is the number of memory hierarchy

Memory Constraints

$$Cap_j \leq Mem_j \quad j \in \{0, 1, \dots, H\}$$

$$Cap_j = \begin{cases} N * C_G, & j = 0 \\ \sum_{i=1}^M m_{ij} * C_M * \frac{1}{2^{j-1}}, & j \in \{1, 2, \dots, H\} \end{cases}$$

$$Mem_j = \sum_{i=1}^T t_{ij} * S_i * D_i * size(float) \quad j \in \{0, 1, \dots, H\}$$

Optimize Transfer & Lookup Efficiency


$$\text{minimize } \text{Max}(L_send_j + L_lookup_j) \quad j \in \{0, 1, \dots, H\}$$

$$L_send_j = \begin{cases} 0, & j = 0 \\ \frac{B * size(float) * \sum_{i=1}^K D_i}{BW_{CXL}}, & j \in \{1, 2, \dots, H\} \end{cases}$$


$$L_lookup_j = \frac{\sum_{i=1}^T t_{ij} * B * A_i * D_i * P_i * size(float)}{BW_j}$$

$$BW_j = \begin{cases} BW_{GPU}, & j = 0 \\ \text{Min}(\sum_{i=1}^M m_{ij} * BW_{MEU}, BW_{max} * 2^{j-1}), & j \in \{1, 2, \dots, H\} \end{cases}$$


Future Research: New Hardware-System Optimization



Future Research: Exploring New DL Workloads



Future Future: Secure and Resilient DL System



Thank You

Q & A



yuke.wang@rice.edu



github.com/YukeWang96



wang-yuke.com